

6252380




FIG. 1

53







FIG. 2




**FIG. 3**




**FIG. 4**




**FIG. 5**



**FIG. 6**




**FIG. 7**




**FIG. 8**






**FIG. 9B**




**FIG. 10**





**FIG. 11**



**FIG. 12**





FIG. 13



**FIG. 14**

FIG. 15 is a block diagram of a computer system 15-10, which includes a CPU 15-11, a keyboard 15-16, a real time clock 15-17, a ROM 15-18, a static RAM 15-20, a scratch pad memory 15-21, an ECC DRAM 15-22, a buffer 15-24, a display module 15-26, a parallel interface adapter (PIA) 15-14, a power control 15-12, a telecom port 15-13, an A/D converter 15-15, and a gate array 15-19. The CPU 15-11 is connected to the keyboard 15-16, the real time clock 15-17, the ROM 15-18, the static RAM 15-20, the scratch pad memory 15-21, the ECC DRAM 15-22, the buffer 15-24, the display module 15-26, the parallel interface adapter (PIA) 15-14, the power control 15-12, the telecom port 15-13, the A/D converter 15-15, and the gate array 15-19. The gate array 15-19 is connected to the keyboard 15-16, the real time clock 15-17, the ROM 15-18, the static RAM 15-20, the scratch pad memory 15-21, the ECC DRAM 15-22, the buffer 15-24, the display module 15-26, the parallel interface adapter (PIA) 15-14, the power control 15-12, the telecom port 15-13, the A/D converter 15-15, and the CPU 15-11. The CPU 15-11 is also connected to a power supply 15-10, which includes a power control 15-12, a telecom port 15-13, an A/D converter 15-15, and a gate array 15-19. The CPU 15-11 is also connected to a display module 15-26, which includes a display module 15-26. The CPU 15-11 is also connected to a keyboard 15-16, which includes a keyboard 15-16. The CPU 15-11 is also connected to a real time clock 15-17, which includes a real time clock 15-17. The CPU 15-11 is also connected to a ROM 15-18, which includes a ROM 15-18. The CPU 15-11 is also connected to a static RAM 15-20, which includes a static RAM 15-20. The CPU 15-11 is also connected to a scratch pad memory 15-21, which includes a scratch pad memory 15-21. The CPU 15-11 is also connected to an ECC DRAM 15-22, which includes an ECC DRAM 15-22. The CPU 15-11 is also connected to a buffer 15-24, which includes a buffer 15-24. The CPU 15-11 is also connected to a display module 15-26, which includes a display module 15-26. The CPU 15-11 is also connected to a parallel interface adapter (PIA) 15-14, which includes a parallel interface adapter (PIA) 15-14. The CPU 15-11 is also connected to a power control 15-12, which includes a power control 15-12. The CPU 15-11 is also connected to a telecom port 15-13, which includes a telecom port 15-13. The CPU 15-11 is also connected to an A/D converter 15-15, which includes an A/D converter 15-15. The CPU 15-11 is also connected to a gate array 15-19, which includes a gate array 15-19.






FIG. 15






**FIG. 16B**




**FIG. 17**









**FIG. 20A**




**FIG. 20B**




**FIG. 21**



**FIG. 22**



**FIG. 23**









FIG. 26



**FIG. 27**






FIG. 28'

FIG. 29 is a schematic diagram of a battery system 29-2. The battery system 29-2 includes a battery 29-4 with a positive terminal BATT+ and a negative terminal BATT-. The battery 29-4 is connected to a voltage clamp 29-6. The voltage clamp 29-6 is connected to an electronic memory device 29-8. The electronic memory device 29-8 is connected to a BATT\_DATA block. The BATT\_DATA block is connected to the positive terminal BATT+ of the battery 29-4. The voltage clamp 29-6 is also connected to the negative terminal BATT- of the battery 29-4. The electronic memory device 29-8 is also connected to the negative terminal BATT- of the battery 29-4. The battery system 29-2 is shown in a perspective view.




FIG. 29'




Fig. 28




Fig. 29A






Fig. 29B



*Fig. 30*



*Fig. 31*




Fig. 32A




Fig. 32B






Fig. 33




Fig. 34

Fig. 35 is a graph showing the relationship between the rate of change of temperature,  $\frac{\Delta T}{\Delta t}$ , and time,  $t$ , for a system. The graph is plotted on a grid with the vertical axis labeled "DEG. C" and the horizontal axis labeled "SECONDS". The vertical axis has major ticks at 10, 20, and 30. The horizontal axis has major ticks at 0.0, 2000, and 4000. The graph shows a curve that starts at approximately (0, 15) and increases monotonically, passing through points labeled 35-1, 35-2, 35-11, 35-12, 35-10, 35-13, and 35-4. The curve is concave down, indicating that the rate of change of temperature decreases as time increases. The graph is labeled "Fig. 35" in the upper right corner.




Fig. 35




Fig. 36




Fig. 37




Fig. 38






Fig. 39






*Fig. 43*



*Fig. 44*






$$T_R \approx .1 RC$$

$$T_F$$

*Fig. 45*



*Fig. 46*